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ABSTRACT
A new short circuit program has been developed for a
large system.

Several features have been provided to

simplify handling of the system data.

Various study cases

are performed, efficiently, within the

a~ailable

memory.

computer

A master data bank is established from bus,

feeder and transformer data.

They can be modified intern-

ally to simulate various system configurations.

Matrix

formation is accomplished using a new sorting method and
the IBM/360 Matrix Language MATLAN.

A generalized set of

·equations have been developed and applied to calculate four
types of faults.
The program consists of two phases of operations.

In

phase-1, input data are handled and stored on a magnetic
tape using FORTRAN language.

In phase-2, stored data are

used to form the positive and zero sequence matrices using
MATLAN and to perform the fault calculations using a
FORTRAN subprogram.
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I.

INTRODUCTION

Continuous growth of electric power systems implies the
need for more flexible methods of simulation and solution of
large systems by ,digital computers.

Two major limiting fac-

tors are encountered in solving a large network.

The first

limitation is the time required for preparation of pertinent
data for different study cases.

The second limitation is

the size of the network that can be simulated and solved
within the memory of available computers.
By introducing the concept of a master data bank, the
effort and time requirements for data preparation can be,
effectively, reduced.

A complete set of repetitively used

data are validated and stored in a storage medium such as a
magnetic tape or disk storage.

Once the master data bank

has been established, data can be retrieved and modified
according to the changes occurring for various study cases.
Some data preparation will be performed to represent the
required changes.
Short circuit studies of large systems have been discussed in some publications, and several methods for
handling of and solving large systems were described. 1 ' 2
System reduction by mesh equivalents proved to be an unsatisfactory method.

It was subject to errors due to the excessive data handling. 1 An alternative method was applied
by partitioning the system into smaller areas.

The system
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is then studied one area at a time and the effect of the
remainder of the system is properly taken into account. 2
Fewer buses in the system are retained during building the
Z-matrix.

Buses inside the area of study and those common

between the area of study and the remainder of the system
are retained.

Therefore, less computer memory is required

and higher speed in computations can be obtained.

Before

building the matrix, some sorting operations are performed
upon the line data, to permit the matrix formation to proceed.

Two sets of lines must be sorted; those outside the

area of study and those entirely within the area to be
studied.
Use has been made of the system partitioning method in
the program presented in this paper.

An

optimized sorting

procedure is performed upon line data to accelerate the
matrix formation.

The line data are sorted for earlier pro-

cessing and elimination of nonretained buses taking into
consideration the entire system.

There is no need for sub-

dividing the system into two areas prior to sorting the
lines.

Retained buses are determined automatically from

fault data and, only, their elements in the Z-matrix are
retained in core.
Matrix formation was simplified by using IBM System/360
Matrix Language MATLAN.

The features of MATLAN provide

control over the storage form of

matrices.

Large matrices

can be stored on disk by internal segmenting algorithms.
Symmetrical matrices are stored in upper or lower triangle
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forms by specifying a symmetry attribute.

A sparsely popu-

lated matrix is stored in a compressed form.
elements are stored with their coordinates.

Only nonzero
These features

simplify handling of and computations with matrices for
large networks.
The generalized fault equations are used to solve
balanced and unbalanced short circuits.

Three-phase, line-

to-ground, line-to-line and line-to-line-to-ground faults
can be calculated.
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II.

GENERAL DESCRIPTION OF THE PROGRAM

For better utilization of the computer memory, the program is divided into two independent phases.
area can be used for each phase.

The same core

The first phase is desig-

nated phase-1 and it was written in FORTRAN programming
language.

It contains several subprograms to handle user's

data, sort the system and store the information required to
form the matrices and to perform the fault calculations.
The second phase is designated phase-2 and it was developed
in the Matrix Language MATLAN.

Only the reading and fault

calculating subprograms were written in FORTRAN for its
flexibility in performing these functions.
ble of calling FORTRAN subprograms.

MATLAN is capa-

One magnetic tape can

be used as an external storage medium for several study
cases.
The program has been developed for application to a
large industrial plant.

The program capacity is 600 buses,

900 lines and 50 retained buses.

All system impedances are

used to calculate the fault currents by the generalized
equations.

A.

Phase-1 Program
Figu·re 1 shows the general sequence of operations

undertaken in phase-1.

Two cases of input data must be

identified by initial option and specification data to

5

(CHANGE CASE

~

BASE CASE

------~~---------------READ AND VALIDATE BUS,
LINE AND TRANSFORMER
DATA
r~._

__

I
I

READ AND MODIFY
STORED DATA

I
I
.__

__......,_._____ _
DETERMINE ZERO
SEQUENCE NETWORK

READ AND VALIDATE

FAULT DATA

DETERMINE RETAINED
BUSES

SORT POSITIVE AND ZERO SEQUENCE NETWORKS

Figure 1.

General Sequence of Operations in Phase-1
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select the proper sequence of operations.

A base case in-

cluding the entire system data must be the first study case.
These data are validated and stored on a magnetic tape to
establish the master data bank.

A complete short circuit

study can also be performed using the base case data.

A

change case will be validated and, then, the stored data
are retrieved and modified by the current input data.

The

current system configuration will be assembled and sorted as
required by the phase-2 program.
As the master data bank has been established, the succeeding studies must be change cases.

All input data are

handled by phase-1 and the pertinent results are stored on
the magnetic tape.

There is no limitation for the number of

change cases that can be studied except the storage capacity
of the magnetic tape and the size of the system to be studied.
1.

Reading and Validation of Input Data
The base case data must include bus, feeder and trans-

former data required for loading the master data bank.

Bus

data are bus numbers, names and voltages, connected loads,
generation data, source or generator impedances, earth return code and size of shunt capacitors or reactors.

Feeder

data are the terminal bus numbers, circuit numbers, nominal
voltages, length and number of conductors p er phase, impedances and line charging.

Transformer data include the

terminal bus numbers, circuit numbers, winding connections
and impedance, neutral grounding, nominal size and
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tap-changing information.

These data have been planned to

be applicable to the user's load flow program.

A change

case data may consist of any combination of bus, feeder and/
or transformer data.

Impedances are given in ohmic values

for feeders and in percentage for generators, motors and
transformers.

Manufacturer's data may be directly inserted

in the input data.

The fault data are handled in a later

step.
A series of checks are performed on input data.

Two

types of errors may be detected and error messages are
printed.

A major error such as a missing bus number in one

terminal of a feeder will cause termination of the current
study case.

A minor error such as a missing motor reactance

will be corrected internally by assuming a typical value.
If major errors are not detected, the lines connected to the
reference are established for sources, generators and motors
from bus data.

Per-unit transformations are also performed

for the entire system impedances at 100 MVA-base.
2.

Retrieval and Modification of Stored Data
After reading a change case as described in the previ-

ous step, stored data are retrieved.

Each time stored bus,

feeder or transformer data is retrieved, a searching procedure is performed for the corresponding change data.

An

input change-code number will indicate the required changes.
The process is repeated until all stored data are read-in
and modified.

Change-codes permit addition, elimination or
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changing parameters of the system components.

A list of the

entire system lines is assembled by the lines connected to
the reference and the lines representing feeders and transformers.

The assembled network is checked against the list

of bus numbers.

missin~

A detected error -such as a

terminate the current study case.
determined for each bus.
buses interconnected

~o

bus will

An assembly code is

It is equal to the number of other
that particular bus.

This code will

be used later in the sorting procedure.
3.

Determination of Zero-Sequence Network
All system lines must be inspected for the flow of the

zero-sequence currents during unbalanced short circuits.
The earth return information, given with bus data, indicates
the presence of a zero-sequence current path at each bus.
Transformer connections and neutral grounding information
are used with bus data to determine a new set of lines connected to the reference.

The remainder of the system is

searched for the lines connected to those lines that have
been assembled.

The procedure is repeated until the entire

zero-sequence network is determined.

Some lines of the

entire system will be disconnected from the assembled network.

Their impedances will be given a zero value which

will be recognized in fault calculations; such as a line
connected to the primary side of a D/Y transformer with a
grounded neutral.

Such lines will have no zero-sequence

fault contributions.

The line data of

~e

entire system
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will then be stored with the corresponding positive and zero
sequence impedances as required for the fault calculating
subprogram in phase-2.
4.

Reading and Validation of Fault Data
The fault data are read-in one card at a time.

Each

card has a bus number on which a fault is to be placed,
types of faults to be studied and voltage level bus numbers.
The voltage levels of some buses are calculated for each
fault condition.

A card with invalid data will produce the

adequate error messages and the program proceeds to the next
fault condition.

Retained buses are determined from valid

data as described in the following step.

s.

Determination of Retained Buses
A complete system study can be carried out, by the par-

titioning method, on groups of retained buses.
has a maximum of 50 bus numbers.

Each group

To determine one group, an

array A of bus numbers is established from the faulted buses,
those assigned for a voltage level test and those buses connected to the faulted ones.

Array A is inspected to select

the retained buses exclusively.

The procedure is repeated

by steps 4 and 5 for each input card.

Once a group of 50

bus numbers is selected, the searching procedure is terminated.

The remaining bus numbers in array A are held in

order to be inserted in the succeeding group of retained
buses.

The current faulted bus number must, also, be held
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with the remaining buses.

This may include a combination of

bus numbers connected to the faulted bus and the voltage
level buses.
The list of retained bus numbers is then stored on the
magnetic tape for use in building the z-matrix.

Array A has

been used, also, to convey information on the fault conditions to be studied.

This array is loaded on the tape to be

used later in the fault calculating subprogram.
6.

Application of Network Analysis and Sorting Method
This method is applied to the positive and the zero-

sequence networks.

The lines of each network are sorted to

permit the procedure of building the z-matrix to proceed.
Earlier processing and elimination of nonretained buses
from the matrix will be accelerated.

Consequently, the num-

ber of elements of the Z-matrix to be retained in core will
be minimized.
The network analysis is based on two searching operations.

In the first operation, a bus with the least number

of interconnected buses is selected from a bus list formed
initially of the buses connected to the reference.
of selection is given to nonretained ones.

Priority

In the second

operation, the lines connected to the selected bus are sorted and inserted in a new line list.

Selected buses are

inserted at the P-end of the line and those buses connected
at the other terminal are inserted at the Q-end.

The oppo-

site is done if the reference is the other terminal of the
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line.

The sorting procedure must guarantee that the lines

connecting a selected bus to the reference precede those
lines that are not connected to the reference.

Advantage

will be taken of that order in building the matrix.

On

sorting the lines connected to a selected bus, the bus numbers at the other end are entered exclusively in the list
of buses to be inspected.
Each line in the new list of lines will be checked for
being a branch or a link.

Terminal bus numbers of the line,

its classification and per-unit impedance are stored on the
magnetic tape.

They will be used as input data for the

matrix formation subprogram in phase-2.

Details of the

sorting and classification procedure are described in Chapter III.
B.

Phase-2 Program
The main functions of phase-2 program are to form the

positive and the zero sequence matrices and to perform the
fault calculations.
shown in Figure 2.

The general sequence of operations is
All data required for phase-2 are read-

in from the magnetic tape as prepared by phase-1 program.
The reading device must be set on the tape, beyond the location of the master data, by a series of momentary reading
operations.
For each study case, the entire system bus and line
data are read-in.

They will be used in performing the fault

calculations and preparing the output results.

One group of
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READ BASE
CASE DATA

READ CURRENT
SYSTEM DATA

READ POSITIVE
SEQUENCE NETWORK
DATA AND FORM

THE

MATRIX

READ ZERO
SEQUENCE NETWORK
DATA AND FORM

THE

MATRIX

READ RETAINED
BUS
DATA

PERFORM FAULT
CALCULATIONS

PRINT
RESULTS

Figure 2.

General Sequence of Operations in Phase-2
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retained bus numbers are read-in and conveyed to the matrix
formation subprogram.

The array of faulted bus numbers,

fault conditions, voltage level buses and those interconnected to the faulted ones is read-in.

That array is

searched repetitively to find a faulted bus number and the
pertinent fault data.

This information and the related

elements of the positive and the zero-sequence matrices are
entered to the fault calculating subprogram.

At the end of

fault data for the current group, a new group of retained
buses can be read-in and studied as described above.

The

two main functions of phase-2 are described as follows:

1.

Matrix Formation
The algorithm employed by the phase-2 program to build

the bus-impedance matrix has been described in several pub. t"1ons. 2,3
1 1ca

The sequence of sorted line data provides

convenience and higher speed in computing the Z-matrix elements and elimination of those elements of nonretained
buses.

The line data are handled one line at a time.

The

data includes the terminal bus numbers, the line classifications and per-unit impedances.

The line terminals are

designated P-bus and Q-bus and the classification indicates
whether the line is a branch or a link.

Based on this

information and whether P-bus is the reference or not, the
corresponding equations of the z-matrix algorithm are
applied.
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Eliminating the Z-matrix elements of P-bus or Q-bus can
be decided upon by searching the list of retained bus numbers and inspecting the data of only one succeeding line of
the remaining line list.

Details of this procedure are de-

scribed in Chapter IV.
The Z-matrix will be converted into a compressed form
by inserting a zero value for those elements of nonretained
buses.

This form is established automatically by MATLAN,

once a considerable saving in storage area can be obtained.
Therefore, only nonzero values are stored with the corresponding coordinates.

z-

After handling all line data, the

matrix elements of retained buses are, eventually, retained
in core.

The positive and the zero sequence matrices are

formed in the upper triangle forms by applying a symmetry
attribute in MATLAN statements.
2.

Fault Calculations
Four types of faults can be calculated by the program;

3-phase, line-to-ground, line-to-line and line-to-line-toground.

The familiar symmetrical components have been used

for solving unbalanced faults on 3-phase networks.

For

each fault condition, the equivalent circuit must be determined to calculate the sequence currents and voltages.

The

equivalent circuits of the four types of faults have been
combined in a generalized equivalent circuit from which
general equations of fault impedance and sequence currents
are developed.
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The program recognizes a given fault condition by an
internal code number.

Four internal parameters will then

be initialized and entered in the general equations to calculate the corresponding sequence currents.

The amount of

computer programming has been effectively reduced by using
the generalized approach.

Once the fault sequence currents

are calculated, the phase current, fault contribution and
voltage level computations can be performed as described in
5
other publications. 4 '
The application of the generalized
equations is described in detail in Chapter

v.

The output results are printed in a self-describing
table which was designed to summarize the system information
and provide a fault analysis report.

Two types of reports

are produced, a 3-phase fault study report and an unbalanced
fault study report.
tion:

Each type gives the following informa-

(1) The number and the name of faulted bus,

of fault study,
amperes,

(2) type

(3) Total fault current and megavolt-

(4) Fault contribution analysis, and (5) Voltage

level analysis.

In all cases, the results are in megavolt-

amperes, kilovolts and kilo-amperes.

For unbalanced fault

studies, the results are printed for each phase.
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III.

NETWORK ANALYSIS AND SORTING METHOD

Simulation and solution of large systems by the

z-

matrix method require a more flexible and economic approach
for sorting the lines of the system and forming the matrices.
System reduction into subdivisions with some retained buses
can minimize the working area of the computer memory.
higher speed in computations can also be obtained. 1 ' 2

A
Some

digital systems are capable of providing additional storage
and automatic segmenting algorithms for storing very large
matrices.

However, i t is a time consuming process to trans-

fer the data between the main and auxiliary storage areas.
Therefore, the matrix formation in this program was limited
to the main storage by early processing and elimination of
nonretained buses.
The new network analysis and sorting method is based on
optimizing the processing and elimination procedure while
building the matrix.

Assuming that some buses in the system

will be retained to study certain fault conditions, an ordering of all lines can be obtained in order to accelerate the
matrix formation.

The method makes use of the characteris-

tics of transmission and distribution systems.

Variety in

number of feeders at different nodes in the system exists.
Therefore, the method used looks ahead to nodes in order to
select the one that has a minimum number of interconnected
nodes to that particular node.

If that node is not a re-

tained bus number, the lines connected to i t will be
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processed in Z-matrix and the corresponding elements will be
eliminated as early as possible.

This also implies that

fewer new buses are being added at each step for elimination.
Repeating the operation, some nodes are removed and some
others are added to the retained list.

The total number of

nodes at any moment will be held to a minimum.

This can

also be experienced manually as shown in the example given
later in this chapter.
This method is advantageous of the flexibility in random selection of faulted and voltage level buses as well as
the advantages of other sorting methods.

Various steps in

the sorting subprogram are given as follows:
1.

An array A is filled with numbers of those buses

connected to the reference.

An internal code NR is set

equal to zero and i t will be used to allow selection of a
retained bus.

If only retained buses are in array A, the

value of NR is set equal to one.
2.

Three testing codes are established; (IB

=

0) is

assigned the value of the selected bus subscript in array A,
MN is an upper value of bus assembly cod7, which will be inspected for a minimum value, and NX is the current number of
buses in array A.
3.

A selected bus number of array A will be assigned a

negative sign after inserting the buses interconnected to i t
in array A.

So, the subprogram can recognize those buses

that have been processed.

The value of NX is reduced by one

each time a bus with a negative value has been detected
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during the inspection of array A.

If a bus with a positive

value is being processed and the value of NR is equal to
zero, the bus number will then be checked against the list
of retained buses.
number is processed.

If it must be retained, the next bus
If NR is not equal to zero or the cur-

rent bus number will not be retained, the following step is
carried out.
4.

Search for the corresponding assembly code of the

current bus number and subtract the number of buses that are
connected to the tested bus and have already been sorted.

If

the result is less than the value of MN, set MN equal to the
result and IB equal to the subscript in array A.

If the re-

sult is equal to or more than MN, proceed with the remaining
elements of array A.

At the end of array A, check the test-

ing codes IB and NX.

If IB is equal to zero and NX is

greater than zero, all buses in array A are retained ones.
To test these buses, NR is set equal to 1 and the searching
starts, again, at step 2.
5.

If IB is not zero, a priority bus has been selected.

The line list is searched to add the buses connected to the
priority bus into array A.

The Q-end of a selected line

will be assigned a negative sign to indicate that i t has
been sorted.

Additional arrays are required for the P- and

Q-ends of the sorted lines.

The sorting operation is termi-

nated if all Q-ends in the original line list have negative
values.

The value of NR is set equal to zero after one re-

tained bus is selected to guarantee that priority in
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selection is maintained for nonretained buses.
6.

After all the lines have been sorted, they are

classified into branches and links.

A branch is a line add-

ing a new bus to the network and a link is a line whose terminals are already in the network.

According to these defi-

nitions, each line is checked against the list of preceding
lines and its classification can then be determined.

The

sequence of operations in the sorting subprogram is shown by
the flow chart in Figure 3.
The network shown in Figure 4 will be used to illustrate
the application of the sorting method.

The input data are

read-in by the program at the order of bus, feeder and transformer data.

Therefore, the lines connected to the zero ref-

erence bus will be formed from bus data.

These lines will

precede the lines representing the feeders and the transformers.

The assembly code for each bus is determined from the

line list by counting the number of other buses connected to
that particular bus.

The list of bus numbers and the corre-

sponding assembly codes are shown in Table I.
The line list is sorted according to the retained bus
numbers.

This can be outlined by assuming that buses 3 and

6 of Figure 4 will be retained.

By applying the sorting

method, the list of sorted lines will be obtained as shown
in Table II.

The classification of each line is determined

by the sorting subprogram.

This is shown, also, in Table II.

From Table II the sequence of bus elimination will be
1, 2, 7, 8, 4, 5, 9 and 10.

The retained buses are 3 and 6.
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FILL AN ARRAY (A) WITH BUS NUMBERS CONNECTED
TO THE REFERENCE AND SET A CODE TO ALLOW
SEARCHING RETAINED BUSES WHEN REQUIRED
(STEP - 1)

~--------------~ SET THREE TESTING CODES

(STEP - 2)

~----------~~

PROCEED WITH ONE BUS IN
ARRAY (A)

CHECK IF THE BUS HAS BEEN ALREADY PROCESSED.
CHECK THE RETAINED BUS CODE AND THE LIST OF
RETAINED BUSES.
(STEP - 3)

NO

DETERMINE THE ASSEMBLY CODE AND SUBTRACT NUMBER
OF BUSES CONNECTED TO THE CURRENT BUS THAT HAVE
BEEN PREVIOUSLY SELECTED. CHECK THE RESULT FOR
MINIMUM NUMBER OF NEW BUSES TO BE ADDED IN
ARRAY (A) •
(STEP - 4)

2

Figure 3.

Sorting Subprogram Flow Chart
(Continued)
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SELECT A PRIORITY BUS AND PROCEED WITH
ARRAY (A) TILL ALL BUSES ARE SEARCHED

SEARCH EACH LINE WITH PRECEDING ONES
TO IDENTIFY THE BRANCHES AND LINKS
(STEP - 6)

Fiqure 3.

Sorting Subprogram Flow - Chart
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GENERATORS

1

2

3

TRANSFORMER

6

7

8

9

10

MOTORS

Figure 4.

Typical Network One-Line Diagram
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TABLE I.

BUS NUMBERS

BUS ASSEMBLY CODES

ASSEMBLY CODES

1

1

2

1

3

3

4

2

5

2

6

5

7

1

8

1

9

2

10

2
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TABLE II.

LINE LIST

LINE SORTING J\ND CLASSIFICATION

SORTED LINES

LINE

P-BUS

Q-BUS

P-BUS

Q-BUS

CLASSIFICATION

0

1

0

1

BRANCH

0

2

1

3

BRANCH

0

7

0

2

BRANCH

0

8

2

3

LINK

1

3

0

7

BRANCH

2

3

7

6

BRANCH

3

4

0

8

BRANCH

5

6

8

6

LINK

6

7

3

4

BRANCH

6

8

4

5

BRANCH

6

9

5

6

LINK

6

10

6

9

BRANCH

9

10

9

10

BRANCH

4

5

10

6

LINK
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IV.

MATRIX FORMATION USING MATLAN

The data required to build the matrix are read one line
at a time.

It includes P-bus and Q-bus, the classification

code, zero for a branch and one for a link, and the perunit impedance.

Before reading the data, the list of re-

tained buses and the largest bus number in the system must
be transferred from the main program to the matrix formation
subprogram.

An auxiliary single array must be defined and

it has the dimension of the largest bus number.

This array

will be used in modifying the matrix elements when a link
is being processed.

The z-matrix is initialized by a null

matrix with a dimension equal to the largest bus number in
the system.

It takes no storage space.

Attributes can be

assigned to some variables for which the efficient algorithms will be selected by the system.

Typical attributes

are symmetry, for z-matrix, positive definiteness and
integer elements for bus numbers as well as other user codes.
Another feature of MATLAN will be used to minimize the
core area required for the matrix and to speed computations.
That is converting the z-matrix to a sparsely populated one
as early as possible to obtain storage in the compressed
form (C-form).

This has been done by inserting a zero ele-

ment instead of the matrix elements corresponding to a nonretained bus that has been completely processed.

By using

this feature, there is no need for sorting the matrix.
nonzero elements will be stored with their coordinates.

The
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z-matrix has been formed using the algorithm presented
in reference 3.

The operations required to obtain or to

fill an element in the matrix, using MATLAN programming,
should be stated as to extract or to insert an element in
the matrix.

Such operations have been outlined in the

proper sequence as shown in Figure 3.

The sequence for

elimination of a bus as shown in the flow chart can also be
observed from Table II.

STARr

DEFINE AN AUXILIARY ARRAY AND SIZE OF
Z·MATRIX AND ASSIGN PROPER ATTRIBUTES

READ-IN TOTAL NO. OF LINES AND DATA OF
THE FIRST LINE: P, Q, TYPE AND Z·LINE

NO

EXTRACT ALL ELEMENTS OF Q
AND LOAD THEM IN AUXILIARY
ARRAY AND CHANGE THEIR
---..(
SIGNS

EXTRACT EACH ELEMENT IN THE
MATRIX AND MODIFY IT FOR
LINK ADDITION AND INSERT
RESULT

INSERT Z·LINE
IN ELEMENT
Q·Q

EXTRACT ALL ELEMENTS OF
P AND THOSE FOR Q. SUB·
--TRACT THE FIRST FROM
THE SECOND AND LOAD AUX.
ARRAY WITH RESULTS
EXTRACT ELEMENT
P·Q AND ADD Z·
LINE. INSERT
RESULT AT ELE·
MENT Q • Q

EXTRACT EACH ELEMENT IN
THE MATRIX AND MODIFY
IT FOR LINK ADDITION
AND INSERT RESULT

Figure 5. Z-Matrix Flow-Chart (continued)

CHECK NO. OF LINES FOR CONTINUATION. PROCEED TO NEXT LINE DATA, NP, NQ, TYPE Z·LINE

SET P = NP

YES

AND Q = NQ

YES

___

....._

INSERT AZERO ELEMENT FOR
ELEMENTS .OF BUS PIN Z·MATRIX

Figure 5. Z-Matrix Flow-Chart
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V.

GENERALIZED FAULT EQUATIONS

Four types of faults are calculated in the short circuit program.

'

These are three-phase, line-to-ground, line-

to-line and line-to-line-to-ground faults.

To perform the

calculations efficiently, a general solution for fault currents has been derived using the method of symmetrical components.

It is a computer oriented solution, in which some

parameters must be initialized according to the type of
fault prior to using the generalized equations.
The equivalent circuits of the four types of fault,
shown in Figures 6(a),

(b),

(c) and (d), were combined in

one equivalent circuit, Figure 6(e), by introducing four
parameters, k, 1, m and n.

The proper selection of values

for these parameters is made as shown in Table III.

Conse-

quently, the proper equivalent circuit and fault current
equations pertinent to certain faults are obtained by direct
substitution with selected parameters.

Application of these

parameters will be illustrated by the following examples.

A.

Examples
1.

(n

=

1 for a zero sequence path)

For a three-phase fault, set each of k, 1 and m
equal to zero in the generalized equivalent circuit
of Figure 6(e).
ance z

Only the positive sequence imped-

will remain and the generalized equivalent
1
circuit will be reduced to that in Figure 6(a).
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cv::: =I:] c0:
=Z 1

(a)

zl

z2
b

1---t

Il

zo

J--1
12

Io

(b)

zl

c3:

Il

I

J

I2

(c)

Il mz I' 2
2

z2

z-I2

mz 0 I 2 "

___,....

___,....

0

Io •

Io

(e)

(d)

Figure 6.
(a)
(b)
(c)
(d)
(e)

Fault Equivalent Circuits

Three-phase
Line-to-ground
Line-to-line
Line-to-line-to-ground
Generalized equivalent circuit

I' 0

J
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TABLE III.

PARAMETERS OF GENERALIZED FAULT EQUATIONS

TYPE
OF FAULT

k

VALUES OF PARAMETERS
n
m
1

Three-phase

0

0

0

1

Line-to-ground

1

1

0

1*

Line-to-line

1

0

0

1

Line-to-line-to-ground

0**

0

1**

1

If the faulted bus is outside the zero sequence
network:

*
**

Set n = 0
Set k = 1 and m

=

0

By these parameters, the flow of zero sequence fault
current is eliminated.
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2.

For a line-to-ground fault, set (k = 1), (1 = 1)
and (m

=

0).

The generalized equivalent circuit

will be reduced to the equivalent circuit shown in
Figure 6(b).

Similarly for other types of faults,

the generalized equivalent circuit is reduced to
the proper equivalent circuit by using the

p~oper

set of parameters.

B.

Generalized Fault Equations
The equivalent fault impedance ZF in a general form is

given by:
( 1)

Where z , z and z are the driving point impedance of the
0
2
1
faulted bus for positive, negative and zero sequence respectively.

These are obtained from the z-matrices.

Sequence total

fault ~: currents

are given by:

Il = nE/Zf

(2)

=

(3)

I' 2
I2

.

n (21 - k) Il
mz 0
= Il
z2 + zo

I2 = I' 2 + I" 2

(4)
( 5)

(6)

I'o = nli 1

(7)
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I"o

c.

mz 2

=-

z2 + zo

Io

=

I

Io

=

nli 1 -

I

Il

( 8)

0 + I" 0

(9)

mz 2
z2 + zo

Il

(10)

Phase Currents
The phase currents are calculated, according to the

symmetrical component method, by the following equations:

D.

IA

=

Il + I2 + Io

IB

=

Ic

=

a 2 I 1 + ai 2 + Io
ai 1 + a 2 I 2 + Io

( 11)
(12)
(13)

Fault Current Contributions
Assuming that the transfer sequence impedances between

the faulted bus and a bus X away from the fault are z•
z•

and z• •
2
0
are given by:

,
1
The sequence currents contributed from bus X

-

z.
zl
1
lJ.ne
zl
z2 - z. 2
z2 line

(15)

-

z•
zo
0
line
zo
Where z

(16)

line, z 2 line and z 0 line are the sequence
1
impedances of the line connecting the two buses. The phase
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currents contributed are calculated similar to those in
equations (11), (12) and (13).
E.

Voltage Levels
The voltage level at any bus y in the system can be

calculated during the fault using the following equations:

=

Il (Zl- Z'l)

(17)

V2y = I2 (Z2 - Z'2)

(18)

Vly

VOy

=

z• 1 , z• 2

Where

(19)

1 0 (Z 0 - Z' 0 )

and

z• 0

are the transfer sequence im-

pedances between the faulted bus and tested bus

y.

The

phase voltages are given by:
VAy

-

vly + v2y + voy

2
VBy = a v 1Y + av 2 y + voy
2
vcy = av 1 Y + a v 2 Y + VOy

(20)

(21)
(22)

The line-to-line voltages are calculated as follows:
VABy

=

VAy - v By

(23)

VBCy

=

v By - vcy

(2 4)

VCAy

=

vcy - vAy

( 25)
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VI.

PROGRAM APPLICATION

The calculation of short-circuit currents is required
for the determination of interrupting capacities of circuit
breakers and relay settings.

Therefore, the short-circuit

program is applicable to the industrial and utility power
systems for the selection of protective devices.
The program has been developed for large system studies.
A higher efficiency in computer time is obtained for systems
of more than 50 buses for which the application of the partitioning method is necessary.

An advantage must be taken

of the concept of the master data bank by providing one basecase data for the entire system succeeded by change-case
data for alternative system configurations.
The data preparation has been simplified by direct application of manufacturers' data for transformers, feeders
and motors.

Minimum amount of calculations may be required

to convert the user's data into those applicable to the
program.
Phase-1 and phase-2 programs can be run separately at
the user's convenience.

Once all the input data are read-

in, validated and sorted by phase-1 program, the information
stored on the magnetic tape will be applicable to phase-2
program.
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A.

Sample Problem
The network, previously shown in Figure 4, has been

used as a sample problem for performing three-phase, line-to
ground, line-to-line and line-to-line-to-ground fault calculations using the program.
All input data have been prepared by filling-out the
input data forms shown in reference 6.

The input data have

included bus, line, transformer and fault data.

Each item

has been preceded by data definition code numbers to control
the sequence of operation of reading subprograms in phase-1.
The code numbers are 1, 2, 3 and 4 for bus, line, transformer
and fault data respectively.

The listing of various items

and the final results are shown also in reference 6.
B.

Results
Faults have been placed on buses 1, 2, 3 and 4.

The

output results have been obtained in the form of four reports
for each bus.

These reports are the three-phase, line-to-

ground, line-to-line and line-to-line-to-ground faults.

For

each fault condition, the total fault current, total fault
MVA, fault contribution analysis and voltage level analysis
are listed in the report.

The units used are kilo-amperes,

kilo-volts and megavolt-amperes.
The results have been checked against those obtained by
a previously verified 3-phase short-circuit program for the
three-phase fault condition.

The unbalanced fault studies

have been checked by hand calculations.
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VII.

CONCLUSION

The program is provided with many features to eliminate
the data preparation and the core limitations encountered in
large system studies.

Higher speed in matrix computations

is gained by sorting the line data for optimum processing
and elimination of nonretained buses.

The size of the bus-

impedance matrix is reduced by partitioning the system and
by utilizing the automatic storage features of MATLAN.
The generalized fault equations are a computer-oriented
solution.

They made possible calculating four types of

faults with minimum amount of programming and they can be
extended in application to relay setting programs.
The Matrix Language MATLAN is anticipated to be widely
applied to other studies of large system, for the economy
and convenience obtained in programming.

In short-circuit

studies, more work may be achieved in multiline switching
and end fault studies using MATLAN.
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